

Read Architectures for Multi-bit per cell NAND Flash Memories Report No. FI-NFL-RAN-0909

By: Luca Crippa

September 2009



Read Architectures for Multi-bit per cell NAND Flash Memories

© 2009 Forward Insights. All Rights Reserved. Reproduction and distribution of this publication in any form in whole or in part without prior written permission is prohibited. The information contained herein has been obtained from sources believed to be reliable. Forward Insights does not guarantee the accuracy, validity, completeness or adequacy of such information. Forward Insights will not be liable for any damages or injuries arising from the use of such information including, without limitation, errors, omissions or inadequacies in the information contained herein or for the interpretation thereof. The opinions expressed herein are subject to change without notice.



Contents

| CONTENTSIII | |
|------------------------------------------|------|
| LIST OF FIGURES IV | |
| EXECUTIVE SUMMARY | |
| INTRODUCTION7 | |
| NAND FLASH READ ARCHITECTURES9 | |
| Conventional Read Architecture | .9 |
| Latch design | 13 |
| All Bitline Sensing (ABL) Architecture 1 | 16 |
| Sensing Design1 | 19 |
| ABL Sensing vs. Conventional Read2 | 21 |
| Summary | 33 |
| REFERENCES | |
| About the Author xxxvii | |
| ABOUT FORWARD INSIGHTS | |
| Servicesxxxv | /iii |
| Contactxxxv | /iii |
| REPORT OFFERINGSXL | |



List of Figures

| NAND Architecture | 7 |
|----------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Conventional Read: Essential Elements of the Page Buffer | 9 |
| Conventional Read Timing | 12 |
| Conventional Read Latches | 14 |
| Conventional Read: Latch characteristic for appropriate sizing | 15 |
| ABL sensing: Essential Elements of the Page Buffer | 17 |
| ABL sensing: the sense | 20 |
| Evaluation Time | 21 |
| Contributors to Parasitic Capacitance (Bitline cross-section) | 22 |
| Three adjacent bitlines and the effect of capacitive coupling between them | 24 |
| Yupin Effect | |
| Cell working points | 27 |
| Programming Time for 2-bit/cell NAND Flash Memory | |
| Energy Savings | |
| 3-bit/cell ABL Programming | |
| | Conventional Read: Essential Elements of the Page Buffer Conventional Read Timing Conventional Read Latches Conventional Read: Latch characteristic for appropriate sizing ABL sensing: Essential Elements of the Page Buffer ABL sensing: the sense Evaluation Time Contributors to Parasitic Capacitance (Bitline cross-section) Three adjacent bitlines and the effect of capacitive coupling between them Yupin Effect Cell working points Programming Time for 2-bit/cell NAND Flash Memory Energy Savings |



Read Architectures for Multi-bit per cell NAND Flash Memories

List of Tables

| Table 1. ABL vs. Conventional Read Architecture 34 |
|----------------------------------------------------|
|----------------------------------------------------|



About the Author

Luca Crippa is Senior Technical Analyst for Design Architecture. Luca has more than 10 years of experience in **MLC flash memory design**. Previously, he was Senior Designer for 48nm floating gate and 36nm floating gate NAND flash memories at Qimonda AG as well as 90nm and 60nm MLC NAND flash products at STMicroelectronics.

He was instrumental in the development of 64Mb, 128Mb and 256Mb MLC NOR flash products at STMicroelectronics and is the author/co-author of 20 U.S. patents and the book *Memories in Wireless Systems* (Springer-Verlag ed., 2008).

Luca received his Bachelors degree at ITIS G. Marconi, Dalmine, Italy in 1992 and a Masters degree in Electronic Engineering at the Politecnico of Milan in 1999. His thesis topic was *Analog circuits design for Multilevel Flash Memory*.



About Forward Insights

Forward Insights provides independent, insightful market research, consulting and information services focusing on semiconductor memories and solid state storage. The company offers unparalleled depth and understanding of the strategic, market and technical complexities of the semiconductor memory landscape.

Services

Forward Insights offers a unique and comprehensive strategic, financial, market and technical perspective on the semiconductor memory industry. The professional services offered include:

- Strategy Consulting
- Financial & Cost Analysis
- Market Forecasts
- Technology Analysis
- Competitive Analysis
- Surveys
- Training
- Custom projects

Contact

12 Appian Dr. North York, Ontario Canada M2J 2P6 Tel.: +1-408-565-8207 E-mail: greg@forward-insights.com



Forward Thinking

www.forward-insights.com



Mission

"Unique and strategic perspectives on semiconductor memories, emerging memory technologies and solid state storage"



Forward Thinking

www.forward-insights.com

Industry Professionals, Industry Expertise

Forward Insights has the most talented and experienced team of experts covering semiconductor memories, emerging memory technologies and solid state storage. Unlike most other research firms, all of our analysts come with years of relevant industry experience and contacts.

Forward Insights is the only firm that can offer in-depth technical insights and analyses in addition to market insights.



Report Offerings

How 3D Memory Stacks Up

Compares the technology, challenges and cost of various 3D memory options including stacked charge trapping technologies from Samsung and Toshiba, and cross-point RRAM arrays.

NAND Quarterly Insights

A quarterly supply-demand forecast published four times a year which includes vendor shipments, wafer capacity, capex, and application forecasts. The report also contains roadmaps and costs for SLC, MLC, 3-bit/cell and 4-bit/cell technologies.

3-bit per cell/4-bit per cell NAND Flash Memories

An in-depth analysis of the technology, performance, cost, market and applications for 3-bit per cell and 4-bit per cell NAND flash memories.

Key NAND Flash Memory Design Intellectual Property

Technical innovations, particularly in NAND flash memory design are key enablers of multi-level cell NAND flash memories, especially 3-bit per cell and 4-bit per cell technologies. This report identifies important intellectual property related to sensing architectures, source voltage noise compensation, programming algorithms, disturbs reduction, temperature compensation, high voltage switch, coding schemes and error correction codes from Hynix, Micron, Samsung, SanDisk, STMicroelectronics and Toshiba.

Read Architectures for Multi-bit per cell NAND Flash Memories

Compares the technical merits of the All Bitline sensing architecture vs. conventional voltage sensing scheme in NAND flash memories.

Solid State Drives

Provides an overview of the technology, performance, cost trends and market and application forecasts of solid state drives in computing applications.

ECC and Signal Processing Technology for Solid State Drives and Multi-bit per cell Flash Memories

Explores the various ECC techniques used in NAND flash memories including BCH, RS as well as emerging DSP coding techniques. DSP coding techniques will be essential for implementing 3-bit and 4-bit per cell NAND flash memories and future generations of NAND flash in solid state drives.

Comparison of 3-bit per cell NAND Flash Memories

This report compares the 3-bit per cell NAND flash memory implementations of SanDisk/Toshiba, Hynix and Samsung and discusses the advantages and disadvantages of each.

SSD Innovations

Explores innovative technologies for improving the performance, endurance and reliability of solid state drives.

Graphics DRAM

Examines the competitive landscape for graphics DRAM as well as market and technology trends.